



US 20190294541A1

(19) **United States**

(12) **Patent Application Publication**

**Sazegari et al.**

(10) **Pub. No.: US 2019/0294541 A1**

(43) **Pub. Date: Sep. 26, 2019**

(54) **SYSTEMS AND METHODS FOR PERFORMING MEMORY COMPRESSION**

(52) **U.S. Cl.**

CPC ..... **G06F 12/08** (2013.01); **H03M 7/30** (2013.01); **G06F 12/00** (2013.01); **G06F 12/0886** (2013.01); **G06F 2212/1016** (2013.01); **H03M 7/3088** (2013.01)

(71) Applicant: **Apple Inc.**, Cupertino, CA (US)

(72) Inventors: **Ali Sazegari**, Los Altos, CA (US); **Charles E. Tucker**, Campbell, CA (US); **Jeffry E. Gonion**, Campbell, CA (US); **Gerard R. Williams, III**, Los Altos, CA (US); **Chris Cheng-Chieh Lee**, San Jose, CA (US)

(57)

**ABSTRACT**

Systems, apparatuses, and methods for efficiently moving data for storage and processing are described. In various embodiments, a compression unit within a processor includes multiple hardware lanes, selects two or more input words to compress, and for assigns them to two or more of the multiple hardware lanes. As each assigned input word is processed, each word is compared to an entry of a plurality of entries of a table. If it is determined that each of the assigned input words indexes the same entry of the table, the hardware lane with the oldest input word generates a single read request for the table entry and the hardware lane with the youngest input word generates a single write request for updating the table entry upon completing compression. Each hardware lane generates a compressed packet based on its assigned input word.

(21) Appl. No.: **16/436,635**

(22) Filed: **Jun. 10, 2019**

**Related U.S. Application Data**

(63) Continuation of application No. 15/663,115, filed on Jul. 28, 2017, now Pat. No. 10,331,558.

**Publication Classification**

(51) **Int. Cl.**

**G06F 12/08** (2006.01)  
**H03M 7/30** (2006.01)  
**G06F 12/0886** (2006.01)

